
A new hardware counters based thread migration strategy for NUMA systems

Oscar García Lorenzo¹, Tomás F. Pena¹, José Carlos Cabaleiro¹,
Francisco F. Rivera¹, Juan Angel Lorenzo Del Castillo²

¹CiTIUS, Universidade de Santiago de Compostela, Spain

²Quartz Research Lab - EISTI Pau, France

oscar.garcia@usc.es

Multicore systems present on-board memory hierarchies and communication networks that influence performance when executing shared memory parallel codes. Characterising this influence is complex, and understanding the effect of particular hardware configurations on different codes is of paramount importance. In this paper, monitoring information extracted from hardware counters at runtime is used to characterise the behaviour of each thread in the processes running in the system. This characterisation is given in terms of number of floating point operations per second, operational intensity, and latency of memory access. We propose to use this information to guide a thread migration strategy that improves execution efficiency by increasing locality and affinity. Different configurations of NAS Parallel OpenMP benchmarks on multicores were used to validate the benefits of the proposed thread migration strategy. Our strategy produces up to 70% improvement in scenarios where locality and affinity are low, being the degradation in performance low for codes with high locality and affinity.

Keywords: 3DyRM, Roofline Model, Hardware Counters, Performance, Thread migration.