Exploring Emerging Technologies in the Extreme Scale HPC Co-Design Space

Jeffrey S. Vetter

11th International Conference on Parallel Processing and Applied Mathematics (PPAM)

Krakow

8 Sep 2015



MANAGED BY UT-BATTELLE FOR THE DEPARTMENT OF ENERGY

ORNL is managed by UT-Battelle for the US Department of Energy





<u>http://ft.ornl.gov</u> • <u>vetter@computer.org</u>



Overview

- Our community has major challenges in HPC as we move to extreme scale
 - Power, Performance, Resilience, Productivity
 - New technologies emerging to address some of these challenges
 - Heterogeneous computing
 - Multimode memory systems including nonvolatile memory
 - Not just HPC: Most uncertainty in at least two decades
 - Exascale includes even more diversity and uncertainty
- We need performance prediction and portability tools now more than ever!
- Aspen is a tool for structured design and analysis
 - Co-design applications and architectures for performance, power, resiliency
 - Automatic model generation
 - Scalable to distributed scientific workflows
- OpenARC research compiler is a vehicle for
 - Understanding how to automate platform specific optimizations
 - Developing performance portable code



DOE's Office of Science Computation User Facilities





NERSC Edison is 2.57 PF



ALCF Mira is 10 PF



OLCF Titan is 27 PF

- DOE is leader in open High-Performance Computing
- Provide the world's most powerful computational tools for open science
- Access is free to researchers who publish
- Boost US competitiveness
- Attract the best and brightest researchers



HPC Trends



the 10-Megabyte Computer System

Only

COMPLETE

All for \$5995!



\$5995 New From IMSAI 28-Amp Power Supply
 12" Monitor Standard Intelligent 62-Key ASCII Keyboard (Optional Intelligent 86-Key ASCII 10-Megabyte Hard Disk
 51/4" Dual-Density Floppy Disk Back-up

 54" Dual-Density Floppy Disk Back-up
 8-Bit Microprocessor (Optional 16-bit Microprocessor)
 Memory-Mapped Video Display Board
 Disk Controller
 Standard 64K RAM Extended Keyboard) • 132-Column Dot-Matrix Printer • CP/M* Operating System You Read It Right ... (Optional 256K RAM)

· 10-Slot S-100 Motherboard



910 81st Avenue, Bldg. 14 . Oakland, CA 94621 *CP/M is a trademark of Digital Research. Imsai is a trademark of the Fischer-Freitas Corporation



Exascale architecture targets circa 2009 2009 Exascale Challenges Workshop in San Diego

Attendees envisioned two possible architectural swim lanes:

- 1. Homogeneous many-core thin-node system
- 2. Heterogeneous (accelerator + CPU) fat-node system

System attributes	2009	"Pre-	Exascale"	"Exascale"		
System peak	2 PF	100-	-200 PF/s	1 Exaflop/s		
Power	6 MW	1	5 MW	20	VW	
System memory	0.3 PB		5 PB	32–6	4 PB	
Storage	15 PB	1	50 PB	500 PB		
Node performance	125 GF	0.5 TF	0.5 TF 7 TF		10 TF	
Node memory BW	25 GB/s	0.1 TB/s	1 TB/s	0.4 TB/s	4 TB/s	
Node concurrency	12	O(100)	O(1,000)	O(1,000)	O(10,000)	
System size (nodes)	18,700	500,000	50,000	1,000,000	100,000	
Node interconnect BW	1.5 GB/s	150 GB/s	1 TB/s	250 GB/s	2 TB/s	
IO Bandwidth	0.2 TB/s	10 TB/s		30-60 TB/s		
MTTI	day	0	(1 day)	O(0.1 day)		

ASCR Computing At a Glance

System attributes	NERSC Now	OLCF Now	ALCF Now	NERSC Upgrade	OLCF Upgrade	ALCF U	lpgrades
Planned Installation	Edison	TITAN	MIRA	Cori 2016	Summit 2017-2018	Theta 2016	Aurora 2018-2019
System peak (PF)	2.6	27	10	> 30	150	>8.5	180
Peak Power (MW)	2	9	4.8	< 3.7	10	1.7	13
Total system memory	357 TB	710TB	768TB	~1 PB DDR4 + High Bandwidth Memory (HBM)+1.5PB persistent memory	> 1.74 PB DDR4 + HBM + 2.8 PB persistent memory	>480 TB DDR4 + High Bandwidth Memory (HBM)	> 7 PB High Bandwidth On-Package Memory Local Memory and Persistent Memory
Node performance (TF)	0.460	1.452	0.204	> 3	> 40	> 3	> 17 times Mira
Node processors	Intel Ivy Bridge	AMD Opteron Nvidia Kepler	64-bit PowerPC A2	Intel Knights Landing many core CPUs Intel Haswell CPU in data partition	Multiple IBM Power9 CPUs & multiple Nvidia Voltas GPUS	Intel Knights Landing Xeon Phi many core CPUs	Knights Hill Xeon Phi many core CPUs
System size (nodes)	5,600 nodes	18,688 nodes	49,152	9,300 nodes 1,900 nodes in data partition	~3,500 nodes	>2,500 nodes	>50,000 nodes
System Interconnect	Aries	Gemini	5D Torus	Aries	Dual Rail EDR-IB	Aries	2 nd Generation Intel Omni-Path Architecture
File System	7.6 PB 168 GB/s, Lustre [®]	32 PB 1 TB/s, Lustre [®]	26 PB 300 GB/s GPFS™	28 PB 744 GB/s Lustre [®]	120 PB 1 TB/s GPFS™	10PB, 210 GB/s Lustre initial	150 PB 1 TB/s Lustre [®]
6							National Laboratory

ORNL's "Titan" Hybrid System: Cray XK7 with AMD Opteron and NVIDIA Tesla processors





SYSTEM SPECIFICATIONS:

- Peak performance of 27.1 PF (24.5 & 2.6)
- 18,688 Compute Nodes each with:
- 16-Core AMD Opteron CPU (32 GB)
- NVIDIA Tesla "K20x" GPU (6 GB)
- 512 Service and I/O nodes
- 200 Cabinets
- 710 TB total system memory
- Cray Gemini 3D Torus Interconnect



2017 OLCF Leadership System Hybrid CPU/GPU architecture

Vendor: IBM (Prime) / NVIDIA™ / Mellanox Technologies®

At least 5X Titan's Application Performance

Approximately 3,400 nodes, each with:

- Multiple IBM POWER9 CPUs and multiple NVIDIA Tesla® GPUs using the NVIDIA Volta architecture
- CPUs and GPUs completely connected with high speed NVLink
- Large coherent memory: over 512 GB (HBM + DDR4)
 - all directly addressable from the CPUs and GPUs
- An additional 800 GB of NVRAM, either a burst buffer or as extended memory
- Over 40 TF peak performance

Dual-rail Mellanox[®] EDR-IB full, non-blocking fat-tree interconnect

IBM Elastic Storage (GPFS[™]) - 1TB/s I/O and 120 PB disk capacity.









NVLink Enables Data Transfer At Speed of CPU Memory



https://hpcuserforum.com/presentations/santafe2014/NVidia%20Disruptive.pdf

9

OLCF-5 Projections

		_		OLCF-5
Date	2009	2012	2017	2022
System	Jaguar	Titan	Summit	Exascale
System peak	2.3 Peta	27 Peta	150+ Peta	1-2 Exa
System memory	0.3 PB	0.7 PB	2-5 PB	10-20 PB
NVM per node	none	none	800 GB	~2 TB
Storage	15 PB	32 PB	120 PB	~300 PB
MTTI	days	days	days	O(1 day)
Power	7 MW	9 MW	10 MW	~20 MW
Node architecture	CPU 12 core	CPU + GPU	X CPU + Y GPU	X loc + Y toc
System size (nodes)	18,700	18,700	3,400	How fat?
Node performance	125 GF	1.5 TF	40 TF	depends (X,Y)
Node memory BW	25 GB/s	25 - 200 GB/s	100 – 1000 GB/s	10x fast vs slow
Interconnect BW	1.5 GB/s	6.4 GB/s	25 GB/s	4x each gen
IO Bandwidth	0.2 TB/s	1 TB/s	1 TB/s	flat





CAK RIDGE

Slide courtesy of Fujitsu, RIKEN

International Progress: China



China May Develop Two 100 Petaflop Machines Within a Year

August 26, 2015 by Rich Brueckner 📃 1 Comment

In this special guest feature from Scientific Computing World, Tom Wilkie looks at the next generation of supercomputers coming to China.

Within the next 12 months, China expects to be operating not one but two 100 Petaflop



computers, each containing (different) Chinese-made processors, and both coming online about a year before the United States' 100 Petaflop machines being developed under the Coral initiative.

Ironically, the CPU for one machine appears very similar to a technology abandoned by the USA in 2007, and the US Government, through its export embargo, has encouraged China to develop its own accelerator for the other machine.



Notional Future Architecture





Heterogeneous computing is here to stay



Earlier Experimental Computing Systems (past decade)

- The past decade has started the trend away from traditional 'simple' architectures
- Examples
 - Cell, GPUs, FPGAs, SoCs, etc
- Lessons learned?
- Mainly driven by facilities costs and successful (sometimes heroic) application examples

~2004 Popular architectures since



Emerging Computing Architectures – Future

Heterogeneous processing

- Latency tolerant cores
- Throughput cores
- Special purpose hardware (e.g., AES, MPEG, RND)
- Fused, configurable memory
- Memory
 - 2.5D and 3D Stacking
 - HMC, HBM, WIDEIO₂, LPDDR₄, etc
 - New devices (PCRAM, ReRAM)
- Interconnects
 - Collective offload
 - Scalable topologies
- Storage
 - Active storage
 - Non-traditional storage architectures (key-value stores)
- Improving performance and programmability in face of increasing complexity
 - Power, resilience









HPC (mobile, enterprise, embedded) computer design is more fluid now than in the past two decades.

Emerging Computing Architectures – Future

Heterogeneous processing

- Latency tolerant cores
- Throughput cores
- Special purpose hardware (e.g., AES, MPEG, RND)
- Fused, configurable memory
- Memory
 - 2.5D and 3D Stacking
 - HMC, HBM, WIDEIO₂, LPDDR₄, etc
 - New devices (PCRAM, ReRAM)
- Interconnects
 - Collective offload
 - Scalable topologies
- Storage
 - Active storage
 - Non-traditional storage architectures (key-value stores)
- Improving performance and programmability in face of increasing complexity
 - Power, resilience



4th Generation Intel® Core™ Processor Die Map 22nm Tri-Gate 3-D Transistors







HPC (mobile, enterprise, embedded) computer design is more fluid now than in the past two decades.

Dark Silicon Facilitates Heterogeneity and Specialization



Source: ARM

Recent announcements



Tighter Integration will expand workload possibilities





Figure 3: SGEMM Performance (one, two, and four CPU threads for Sandy Bridge and the OpenCLbased AMD APPML for Llano's fGPU)



K. Spafford, J.S. Meredith, S. Lee, D. Li, P.C. Roth, and J.S. Vetter, "The Tradeoffs of Fused Memory Hierarchies in Heterogeneous Architectures," in ACM Computing Frontiers (CF). Cagliari, Italy: ACM, 2012. Note: Both SB and Llano are consumer, not server, parts.

https://github.com/vetter/shoc

New and Improved Memory Systems are the Next Big Thing





Emerging Computing Architectures – Future

Heterogeneous processing

- Latency tolerant cores
- Throughput cores
- Special purpose hardware (e.g., AES, MPEG, RND)
- Fused, configurable memory

Memory

- 2.5D and 3D Stacking
- HMC, HBM, WIDEIO₂, LPDDR₄, etc
- New devices (PCRAM, ReRAM)
- New interfaces
- Interconnects
 - Collective offload
 - Scalable topologies
- Storage
 - Active storage
 - Non-traditional storage architectures (key-value stores)
- Improving performance and programmability in face of increasing complexity
 - Power, resilience



 4th Generation Intel® Core™ Processor Die Map

 22nm Tri-Gate 3-D Transistors







HPC (mobile, enterprise, embedded) computer design is more fluid now than in the past two decades.

Exascale architecture targets defined at 2009 Exascale Challenges Workshop in San Diego

Where we are going "off the tracks" is data movement between nodes and from node to storage Summit: Interconnect BW= 25 GB/s, I/O BW= 1 TB/s

System attributes	2009	"Pre-Exascale"		"Exascale"		
System peak	2 PF	100-	-200 PF/s	1 Exa	flop/s	
Power	6 MW	1	5 MW	20	VIW	
System memory	0.3 PB		5 PB	32–6	4 PB	
Storage	15 PB	1	50 PB	500 PB		
Node performance	125 GF	0.5 TF	7 TF	1 TF	10 TF	
Node memory BW	25 GB/s	0.1 TB/s	1 TB/s	0.4 TB/s	4 TB/s	
Node concurrency	12	O(100)	O(1,000)	O(1,000)	O(10,000)	
System size (nodes)	18,700	500,000	50,000	1,000,000	100,000	
Node interconnect BW	1.5 GB/s	150 GB/s	1 TB/s	250 GB/s	2 TB/s	
IO Bandwidth	0.2 TB/s	10 TB/s		30-60 TB/s		
MTTI	day	O(1 day)		O(1 day) O(0.1 day)		day)

Exascale architecture targets defined at 2009 Exascale Challenges Workshop in San Diego

Where we are going "off the tracks" is data capacity, and movement between nodes and from node to storage Summit: Interconnect BW= 25 GB/s, I/O BW= 1 TB/s

System attributes	2009	"Pre-Exascale"		"Exascale"		
System peak	2 PF	100-	-200 PF/s	1 Exaflop/s		
Power	6 MW	1	5 MW	20	VIV	
System memory	0.3 PB		5 PB	32–6	4 PB	
Storage	15 PB	1	50 PB	500 PB		
Node performance	125 GF	0.5 TF	7 TF	1 TF	10 TF	
Node memory BW	25 GB/s	0.1 TB/s	1 TB/s	0.4 TB/s	4 TB/s	
Node concurrency	12	O(100)	O(1,000)	O(1,000)	O(10,000)	
System size (nodes)	18,700	500,000	50,000	1,000,000	100,000	
Node interconnect BW	1.5 GB/s	150 GB/s	1 TB/s	250 GB/s	2 TB/s	
IO Bandwidth	0.2 TB/s	10 TB/s		30-60 TB/s		
MTTI	day	O(1 day)		O(1 day) O(0.1 day)		day)

Notional Future Architecture



NVRAM Technology Continues to Improve – Driven by Market Forces

Comparison of emerging memory technologies

	SRAM	DRAM	eDRAM	2D NAND Flash	3D NAND Flash	PCRAM	STTRAM	2D ReRAM	3D ReRAM
Data Retention	N	N	N	Y	Y	Y	Y	Y	Y
Cell Size (F ²)	50-200	4-6	19-26	2-5	<1	4-10	8-40	4	<1
Minimum F demonstrated (nm)	14	25	22	16	64	20	28	27	24
Read Time (ns)	< 1	30	5	104	104	10-50	3-10	10-50	10-50
Write Time (ns)	< 1	50	5	10 ⁵	10 ⁵	100-300	3-10	10-50	10-50
Number of Rewrites	1016	1016	1016	10 ⁴ -10 ⁵	10 ⁴ -10 ⁵	10 ⁸ -10 ¹⁰	1015	10 ⁸ -10 ¹²	10 ⁸ -10 ¹²
Read Power	Low	Low	Low	High	High	Low	Medium	Medium	Medium
Write Power	Low	Low	Low	High	High	High	Medium	Medium	Medium
Power (other than R/W)	Leakage	Refresh	Refresh	None	None	None	None	Sneak	Sneak
Maturity									

Opportunities for NVM in Emerging Systems

National Laboratory

J.S. Vetter and S. Mittal, "Opportunities for Nonvolatile Memory Systems in Extreme-Scale High-Performance Computing," *Computing in Science & Engineering*, *17*(2):73-82, 2015, 10.1109/MCSE.2015.4.

Architectural Uncertainty Demands Methods for Performance Prediction and Portability

- Performance Prediction Aspen
- Performance Portability OpenARC

Prediction Techniques Ranked

	Speed	Ease	Flexibility	Accuracy	Scalability	
Ad-hoc Analytical Models	1	3	2	4	1	
Structured Analytical Models	1	2	1	4	1	
Simulation – Functional	3	2	2	3	3	
Simulation – Cycle Accurate	4	2	2	2	4	
Similar bardwara massurament	2 2	5 1	5 1	$\frac{2}{2}$	2 2	
Similar naroware measurement	2	1	4	2 1		
Node Prototype	2	1	4	1	4	
Prototype at Scale	2	1	4	1	2	
Final System	-	-	-	-	-	

Prediction Techniques Ranked

	Speed	Ease	Flexibility	Accuracy	Scalability
Ad-hoc Analytical Models	1	3	2	4	1
Structured Analytical Models	1	2	1	4	1
Aspen	1	1	1	4	1
Simulation – Functional	3	2	2	3	3
Simulation – Cycle Accurate	4	2	2	2	4
Hardware Emulation (FPGA)	3	3	3	2	3
Similar hardware measurement	2	1	4	2	2
Node Prototype	2	1	4	1	4
Prototype at Scale	2	1	4	1	2
Final System	-	-	-	-	-

Aspen: Abstract Scalable Performance Engineering Notation

Model Creation

- Static analysis via compiler, tools
- Empirical, Historical
- Manual (for future applications)

- Modular
- Sharable
- Composable
- Reflects prog structure

E.g., MD, UHPC CP 1, Lulesh, 3D FFT, CoMD, VPFFT, ...

Aspen code

Model Uses

- Interactive tools for graphs, queries
- Design space exploration
- Workload Generation
- Feedback to Runtime Systems

OAK RIDGE

Source code

2324	static inline
2325	<pre>void CalcMonotonicQGradientsForElems(Index_t p_nodelist[T_NUMELEM8],</pre>
2326	Real_t p_x[T_NUMNODE], Real_t p_y[T_NUMNODE], Real_t p_z[T_NUMNODE],
2327	<pre>Real_t p_xd[T_NUMNODE], Real_t p_yd[T_NUMNODE],Real_t p_zd[T_NUMNODE],</pre>
2328	Real_t p_volo[T_NUMELEM], Real_t p_vnew[T_NUMELEM],
2329	Real_t p_delx_zeta[T_NUMELEM], Real_t p_delv_zeta[T_NUMELEM],
2330	Real_t p_delx_xi[T_NUMELEM], Real_t p_delv_xi[T_NUMELEM],
2331	<pre>Real_t p_delx_eta[T_NUMELEM], Real_t p_delv_eta[T_NUMELEM])</pre>
2332	ėt.
2333	Index_t 1;
2334	Index_t numElem = m_numElem;
2335	<pre>#pragma acc parallel loop independent present(p_vnew, p_nodelist, p_x, p_y, p_z, p_xd, \</pre>
2336	p_yd, p_zd, p_volo, p_delx_xi, p_delx_eta, p_delx_zeta, p_delv_xi, p_delv_eta,\
2337	p_delv_zeta)
2338	for (i = 0 ; i < numElem ; ++i) {
2339	<pre>const Real_t ptiny = 1.e-36 ;</pre>
2340	Real_t ax,ay,az ;
2341	Real_t dxv,dyv,dzv ;
2342	
2343	<pre>const Index_t *elemToNode = &p_nodelist[8*i];</pre>
2344	<pre>Index_t n0 = elemToNode[0] ;</pre>
2345	<pre>Index_t n1 = elemToNode[1] ;</pre>
2346	<pre>Index_t n2 = elemToNode[2] ;</pre>
2347	<pre>Index_t n3 = elemToNode[3] ;</pre>
2348	Index_t n4 = elemToNode[4] ;
2349	<pre>Index_t n5 = elemToNode[5] ;</pre>
2350	<pre>Index_t n6 = elemToNode[6] ;</pre>
2351	<pre>Index_t n7 = elemToNode[7] ;</pre>
2352	
2353	Real_t x0 = p_x[n0] ;

// Load and cache position and velocity loads/caching [8 * wordSize] from x loads/caching [8 * wordSize] from y loads/caching [8 * wordSize] from z loads/caching [8 * wordSize] from xvel loads/caching [8 * wordSize] from yvel loads/caching [8 * wordSize] from zvel loads [wordSize] from volo loads [wordSize] from vnew // dx, dy, etc. flops [90] as dp. simd // delvk delxk flops [9 + 8 + 3 + 30 + 5] as dp, sime stores [wordSize] to delv_xeta // delxi delvi flops [9 + 8 + 3 + 30 + 5] as dp, simd stores [wordSize] to delx xi // delxj and delvj flops [9 + 8 + 3 + 30 + 5] as dp. sime stores [wordSize] to delv_eta

loads [8 * indexWordSize] from nodelist

kernel CalcMonotonicOGradients

execute [numElems]

Researchers are using Aspen for parallel applications, scientific workflows, capacity planning, power, quantum computing, etc

K. Spafford and J.S. Vetter, "Aspen: A Domain Specific Language for Performance Modeling," in SC12: ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis, 2012

Manual Example of LULESH

پ ل	anch: master - aspen / models / lulesh / lulesh.aspen		∷ È
-	ismeredith on Sep 20, 2013 adding models		
1 co	ntributor		
336	lines (288 sloc) 9.213 kb Blame	History	/ 🗑
1	//		
2	// Iulesh.aspen		
4	// An ASPEN application model for the LULESH 1.01 challenge problem. Based		
5	// on the CUDA version of the source code found at:		
6	<pre>// https://computation.llnl.gov/casc/ShockHydro/</pre>		
7			
8	param niimesreps = 1495		
10	// Information about domain		
11	param edgeElems = 45		
12	param edgeNodes = edgeElems + 1		
13			
14	param numElems = edgeElems^3		
15	param numnodes = edgenodes		
17	// Double precision		
18	param wordSize = 8		
19			
20	// Element data		
21	data mNodeList as Array(numElems, wordSize)		
22	data mMattiemlist as Array(numtiems, wordSize)		
23	data mixim as Array(numElems, wordSize)		
25	data mlxip as Array(numElems, wordSize)		
26	data mletam as Array(numElems, wordSize)		
27	data mletap as Array(numElems, wordSize)		
28	data mzetam as Array(numElems, wordSize)		
29	data mzetap as Array(numElems, wordSize)		
30	data melembu as Array(numblems, wordSize)		
31	data mP as Array(numElems, wordSize)		

Aspen allows Multiresolution Modeling

COMPASS System Overview

Detailed Workflow of the COMPASS Modeling Framework

National Laboratory

S. Lee, J.S. Meredith, and J.S. Vetter, "COMPASS: A Framework for Automated Performance Modeling and Prediction," in ACM International Conference on Supercomputing (ICS). Newport Beach, California: ACM, 2015, 10.1145/2751205.2751220.

MM example generated from COMPASS

```
int N = 1024;
 1
     void matmul(float *a, float *b, float *c){ int i, j, k ;
 \mathbf{2}
     \#pragma acc kernels loop gang copyout(a[0:(N*N)]) \
 3
     copyin(b[0:(N*N)],c[0:(N*N)])
 4
      for (i=0; i<N; i++)
 5
     #pragma acc loop worker
 6
        for (j=0; j<N; j++) { float sum = 0.0;
 \overline{7}
         for (k=0; k<N; k++) {sum+=b[i*N+k]*c[k*N+j];}
 8
          a[i*N+j] = sum; \}
 9
      } //end of i loop
10
     } //end of matmul()
11
12
     int main() {
      int i; float *A = (float*) malloc(N*N*sizeof(float));
13
      float *B = (float*) malloc(N*N*sizeof(float));
14
      float *C = (float*) malloc(N*N*sizeof(float));
15
      for (i = 0; i < N*N; i++)
16
      \{ A[i] = 0.0F; B[i] = (float) i; C[i] = 1.0F; \}
17
     #pragma aspen modelregion label(MM)
18
19
      matmul(A,B,C);
      free(A); free(B); free(C); return 0;
20
     } //end of main()
21
```

```
model MM {
      param floatS = 4; param N = 1024
 \mathbf{2}
 3
      data A as Array((N*N), floatS)
      data B as Array((N*N), floatS)
 4
      data C as Array((N*N), floatS)
 \mathbf{5}
      kernel matmul {
 6
        execute matmul2_intracommIN
 \overline{7}
        { intracomm [floatS*(N*N)] to C as copyin
 8
         intracomm [floatS*(N*N)] to B as copyin \}
 9
10
        map matmul2 [N] {
11
         map matmul3 [N] {
12
           iterate [N] {
13
            execute matmul5
            { loads [floatS] from B as stride(1)
14
              loads [floatS] from C; flops [2] as sp, simd }
15
16
           } //end of iterate
           execute matmul6 { stores [floatS] to A as stride(1) }
17
18
         } // end of map matmul3
        } //end of map matmul2
19
        execute matmul2_intracommOUT
20
        { intracomm [floatS*(N*N)] to A as copyout }
21
      } //end of kernel matmul
22
23
      kernel main \{ matmul() \}
24
       //end of model MM
```


Example: LULESH (10% of 1 kernel)

kernel IntegrateStressForElems

execute [numElem_CalcVolumeForceForElems]

loads [((1*aspen_param_int)*8)] from elemNodes as stride(1) loads [((1*aspen_param_double)*8)] from m_x loads [((1*aspen_param_double)*8)] from m_y loads [((1*aspen_param_double)*8)] from m_z loads [((1*aspen_param_double)] from determ as stride(1) flops [8] as dp, simd flops [8] as dp, simd flops [8] as dp, simd flops [3] as dp, simd flops [2] as dp, simd stores [(1*aspen_param_double)] as stride(0) flops [2] as dp, simd stores [(1*aspen_param_double)] as stride(0) flops [2] as dp, simd stores [(1*aspen_param_double)] as stride(0) flops [2] as dp, simd loads [(1*aspen_param_double)] as stride(o) stores [(1*aspen_param_double)] as stride(o) loads [(1*aspen_param_double)] as stride(o) stores [(1*aspen_param_double)] as stride(o) loads [(1*aspen_param_double)] as stride(o)

Input LULESH program: 3700 lines of C codes
Output Aspen model: 2300 lines of Aspen codes

Model Validation

	FLOPS	LOADS	STORES
MATMUL	15%	<1%	1%
LAPLACE2D	7%	0%	<1%
SRAD	17%	0%	0%
JACOBI	6%	<1%	<1%
KMEANS	0%	0%	8%
LUD	5%	0%	2%
BFS	<1%	11%	0%
НОТЅРОТ	0%	0%	0%
LULESH	0%	0%	0%

0% means that prediction fell between measurements from optimized and unoptimized runs of the code.

Model Scaling Validation (LULESH)

Example Queries

Benchmark	Runtime Order
BACKPROP	H * O + H * I
BFS	nodes + edges
CFD	nelr*ndim
CG	nrow + ncol
HOTSPOT	$sim_time * rows * cols$
JACOBI	$m_size * m_size$
KMEANS	nAttr*nClusters
LAPLACE2D	n^2
LUD	$matrix_dim^3$
MATMUL	N * M * P
NW	max_cols^2
SPMUL	size + nonzero
SRAD	niter*rows*cols

Fig. 8: GPU Memory Usage of each Function in LULESH, where the memory usage of a function is inclusive; value for a parent function includes data accessed by its child functions in the call graph.

Figure 1: A plot of idealized concurrency by chronological phase in the digital spotlighting application model.

Table 2: Order analysis, showing Big O runtime for each benchmark in terms of its key parameters.

Method Name	FLOPS/byte
InitStressTermsForElems	0.03
CalcElemShapeFunctionDerivatives	0.44
SumElemFaceNormal	0.50
CalcElemNodeNormals	0.15
SumElemStressesToNodeForces	0.06
IntegrateStressForElems	0.15
CollectDomainNodesToElemNodes	0.00
VoluDer	1.50
CalcElemVolumeDerivative	0.33
CalcElemFBHourglassForce	0.15
CalcFBHourglassForceForElems	0.17
CalcHourglassControlForElems	0.19
CalcVolumeForceForElems	0.18
CalcForceForNodes	0.18
CalcAccelerationForNodes	0.04
ApplyAccelerationBoundaryCond	0.00
CalcVelocityForNodes	0.13
CalcPositionForNodes	0.13
LagrangeNodal	0.18
AreaFace	10.25
CalcElemCharacteristicLength	0.44
CalcElemVelocityGrandient	0.13
CalcKinematicsForElems	0.24
CalcLagrangeElements	0.24
CalcMonotonicOGradientsForElems	0.46

Fig. 7: Measured and predicted runtime of the entire LULESH program on CPU and GPU, including measured runtimes using the automatically predicted optimal target device at each size.

Aspen allows Multiresolution Modeling

PANORAMA Overview

CAK RIDGE

Workflov ACME Climate Modelin

Figure 3: The complete Accelerated Climate Modeling for Energy (ACME) includes many interacting components distributed across DOE labs.

Enabling Performance Portability

Today's programming model

Contemporary Heterogeneous Architectures

Property	CUDA	GCN	MIC
Programming models	CUDA, OpenCL	OpenCL, C++ AMP	OpenCL, Cilk, TBB, LEO, OpenMP
Thread Scheduling	Hardware	Hardware	Software
Programmer Managed Cache	Yes	Yes	No
Global Synchronization	No	No	Yes
L2 Cache Type	Shared	Private per core	Private per core
L2 Total Size	Up to 1.5MB	Up to 0.5 MB	25MB
L2 Line-size	128	64	64
L1 Data Cache	Read-only + Read- write	Read-only	Read-write
Native Mode	No	No	Yes

OpenARC System Architecture

- OpenACC
- OpenMP4 Offload
- Provide common runtime APIs for various back-ends
 - CUDA
 - OpenCL
 - LLVM IR
- Open-Sourced
- High-Level Intermediate Representation (HIR)-Based
- Extensible

National Laboratory

66 S. Lee and J.S. Vetter, "OpenARC: Open Accelerator Research Compiler for Directive-Based, Efficient Heterogeneous Computing," in ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC). Vancouver: ACM, 2014

OpenARC High-Level Representation Example

Input program

OpenARC IR

attached inside the ForLoop.)

- Common Optimizations
 - Data transfer optimizations
 - Parallel loop swap
 - Tree-based reduction generation
 - Obtaining aligned memory access
 - Loop unrolling
- Architecture specific Optimizations
 - Texture memory loading → CUDA GPUs
 - Automatic shared memory loading → CUDA, GCN GPUs
 - Pitched memory allocation → CUDA GPUs

Overall Performance Portability

- Better perf. portability among GPUs
- Lesser across GPUs and MIC
- Main reasons
 - Parallelism arrangement
 - Compiler optimizations : e.g. device-specific memories, unrolling etc.

A. Sabne, P. Sakhnagool *et al., "Evaluating Performance Portability of OpenACC," in 27th International Workshop on Languages and Compiler for Parallel Computing (LCPC)* Portland, Oregon, 2014

Automating selection of optimizations based on machine model

Figure 5: Memory Coalescing Benefits on Different Architectures : MIC is impacted the least by the non-coalesced accesses

Figure 7: Impact of Tiling Transformation : *MATMUL* shows higher benefits than *JACOBI* owing to more contiguous accesses

Figure 9: Effects of Loop Unrolling - MIC shows benefits on unrolling

Fig. 11: Comparison of hand-written CUDA/OpenCL programs against auto-tuned OpenARC code versions : Tuned OpenACC programs perform reasonably well against hand-written codes

National Laboratory

Overview

- Our community has major challenges in HPC as we move to extreme scale
 - Power, Performance, Resilience, Productivity
 - New technologies emerging to address some of these challenges
 - Heterogeneous computing
 - Multimode memory systems including nonvolatile memory
 - Not just HPC: Most uncertainty in at least two decades
 - Exascale includes even more diversity and uncertainty
- We need performance prediction and portability tools now more than ever!
- Aspen is a tool for structured design and analysis
 - Co-design applications and architectures for performance, power, resiliency
 - Automatic model generation
 - Scalable to distributed scientific workflows
- OpenARC research compiler is a vehicle for
 - Understanding how to automate platform specific optimizations
 - Developing performance portable code

Acknowle

- Contributors and Sponsors
 - Future Technologies Group: <u>http://ft.ornl.gov</u>
 - US Department of Energy Office of Science
 - DOE Vancouver Project: <u>https://ft.ornl.gov/trac/vancouver</u>
 - DOE Blackcomb Project: <u>https://ft.ornl.gov/trac/blackcomb</u>
 - DOE ExMatEx Codesign Center: <u>http://codesign.lanl.gov</u>
 - DOE Cesar Codesign Center: <u>http://cesar.mcs.anl.gov/</u>
 - DOE Exascale Efforts: http://science.energy.gov/ascr/research/computer-science/
 - Scalable Heterogeneous Computing Benchmark team: <u>http://bit.ly/shocmarx</u>
 - US National Science Foundation Keeneland Project: <u>http://keeneland.gatech.edu</u>
 - US DARPA
 - NVIDIA CUDA Center of Excellence

Performance Modeling for Distributed Scientific Workflows

Aspen allows Multiresolution Modeling

data.

Use Aspen Predictions to Inform/Monitor

Workflow Monitoring Dashboard – pegasus-dashboard

Time Chart
 Gantt Chart

Status, statistics, timeline of jobs

Helps pinpoint errors

National Laboratory