

Future Directions in High Performance Computing

Jack Dongarra INNOVATIVE COMPUTING LABORATORY

University of Tennessee Oak Ridge National Laboratory The University of Manchester



- Top500 Results
- Four Important Concepts that Will Effect Math Software
 - Effective Use of Many-Core
 - Exploiting Mixed Precision in Our Numerical Computations
 - Self Adapting / Auto Tuning of Software
 - Fault Tolerant Algorithms






H. Meuer, H. Simon, E. Strohmaier, & JD


- Listing of the 500 most powerful Computers in the World
- Yardstick: Rmax from LINPACK MPP

Ax=b, dense problem

- Updated twice a year SC'xy in the States in November Meeting in Germany in June
 - All data available from www.top500.org








^{SUPERCOMPUTER SITES} 29th List: The TOP10


	Manufacturer	Computer	Rmax [TF/s]	Installation Site	Country	Year	#Proc
1	IBM	BlueGene/L eServer Blue Gene	280.6	DOE/NNSA/LLNL	USA	2005	131,072
2 10	Cray	Jaguar Cray XT3/XT4	101.7	DOE/ORNL	USA	2007	23,016
3	Sandia/Cray	Red Storm Cray XT3	101.4	DOE/NNSA/Sandia	USA	2006	26,544
4	IBM	BGW eServer Blue Gene	91.29	IBM Thomas Watson	USA	2005	40,960
5	IBM	New York BLue eServer Blue Gene	82.16	Stony Brook/BNL	USA	2007	36,864
6 ¥	IBM	ASC Purple eServer pSeries p575	75.76	DOE/NNSA/LLNL	USA	2005	12,208
7	IBM	BlueGene/L eServer Blue Gene	73.03	Rensselaer Polytechnic Institute/CCNI	USA	2007	32,768
8	Dell	Abe PowerEdge 1955, Infiniband	62.68	NCSA	USA	2007	9,600
9 5	IBM	MareNostrum JS21 Cluster, Myrinet	62.63	Barcelona Supercomputing Center	Spain	2006	12,240
10	SGI	HLRB-II SGI Altix 4700	56.52	LRZ	Germany	2007	9,728

www.top500.org

29th List / June 2007









1993 1995 1997 1999 2001 2003 2005 2007 2009 2011 2013 2015

7















GigE + Infiniband + Myrinet = 76%

A Delicate Balancing Act

Increasing the number of gates into a tight knot and decreasing the cycle time of the processor

Lower Voltage



We have seen increasing number of gates on a chip and increasing clock speed.

Increase

Clock Rate

& Transistor

Density

Heat becoming an unmanageable problem, Intel Processors > 100 Watts

We will not see the dramatic increases in clock speeds in the future.

However, the number of gates on a chip will continue to increase.





- Power \propto Voltage² x Frequency (V²F)
- Frequency ~ Voltage

•	Power •	Free	que	ncy ³				
		Cores	V	Freq	Perf	Power	PE (Bops/watt)	
	Superscalar							
"N	lew" Superscalar	1X	1.5X	1.5X	1.5X	3.3X	0.45X	



- Power \propto Voltage² x Frequency (V²F)
- Frequency ~ Voltage

• Power «Frequency³

		Cores	V	Freq	Perf	Power	PE (Bops/watt)
	Superscalar	1	1	1	1	1	1
"N	ew" Superscalar	1X	1.5X	1.5X	1.5X	3.3X	0.45X
	Multicore	2X	0.75X	0.75X	1.5X	0.8X	1.88X

(Bigger # is better)

50% more performance with 20% less power

Preferable to use multiple slower devices, than one superfast device



The New york Times

Technology

W	VORLD	U.S.	N.Y.	/ REGIO	BUSINESS	TECHNOL	OGY	SCIENCE	HEALTH	SPORT	S OPINION
	CAMCO	RDERS	CAN	IERAS	ELLPHONES	COMPUTERS	HAN	DHELDS H	OME VIDEO	MUSIC	PERIPHERALS

- Intel's 80
 Core chip
 - Tflop/s
 - 62 Watts
 - 1.2 TB/s internal BW

To Future Stacked Memory

Router

South neighbor

West neighbo North neighbor

Compute

East

eighbor

Element


One tile

Intel Prototype May Herald a New Age of Processing

By JOHN MARKOFF Published: February 12, 2007

SAN FRANCISCO, Feb. 11 — Intel will demonstrate on Monday an experimental computer chip with 80 separate processing engines, or cores, that company executives say provides a model for commercial chips that will be used widely in standard desktop, laptop and server computers within five years.






The Teraflop Chip has 80 separate processing engines and takes advantage of manufacturing technology that Intel introduced last month.

The new processor, which the company first described as a Teraflop Chip at a conference last year, will be detailed in a technical paper to be presented on the opening day of the International Solid States Circuits Conference, beginning here on Monday.

While the chip is not compatible with Intel's current chips, the company said it had already begun design work on a commercial version that would essentially have dozens or even hundreds of Intel-compatible microprocessors laid out in a tiled pattern on a single chip.




Major Changes to Software

- Must rethink the design of our software
 - Another disruptive technology
 - Similar to what happened with cluster computing and message passing
 - Rethink and rewrite the applications, algorithms, and software
- Numerical libraries for example will change
 - For example, both LAPACK and ScaLAPACK will undergo major changes to accommodate this

Four Important Concepts that Will Effect Math Software

- Effective Use of Many-Core
- Exploiting Mixed Precision in Our Numerical Computations
- Self Adapting / Auto Tuning of Software
- Fault Tolerant Algorithms

A New Generation of Software: PLASMA




Those new algorithms


- have a very low granularity, they scale very well (multicore, petascale computing, ...)
- removes a lots of dependencies among the tasks, (multicore, distributed computing)
- avoid latency (distributed computing, out-of-core)
- rely on fast kernels

Those new algorithms need new kernels and rely on efficient scheduling algorithms.

Tuesday Alfredo Buttari's Talk Track A: 4:20 - 6:00


- Parallel Tiled QR Factorization for Multicore Architectures
 - PLASMA Parallel Linear Algebra for Scalable Multi-Core Architectures
 - Designing the next generation numerical library









With the Hype on Cell & PS3 We Became Interested



- The PlayStation 3's CPU based on a "<u>Cell</u>" processor
- Each Cell contains a Power PC processor and 8 SPEs. (SPE is processing unit, SPE: SPU + DMA engine)
 - An SPE is a self contained vector processor which acts independently from the others.
 - 4 way SIMD floating point units capable of a total of 25.6 Gflop/s @ 3.2 GHZ
 - 204.8 Gflop/s peak!
 - The catch is that this is for 32 bit floating point; (Single Precision SP)
 - And 64 bit floating point runs at 14.6 Gflop/s total for all 8 SPEs!!
 - Divide SP peak by 14; factor of 2 because of DP and 7 because of latency issues





Performance of Single Precision on Conventional Processors

- Realized have the similar situation on our commodity processors.
 - That is, SP is 2X as fast as DP on many systems
- The Intel Pentium and AMD Opteron have SSE2
 - 2 flops/cycle DP
 - 4 flops/cycle SP
- IBM PowerPC has AltiVec
 - 8 flops/cycle SP
 - 4 flops/cycle DP
 - No DP on AltiVec

	Size	SGEMM/ DGEMM	Size	SGEMV/ DGEMV
AMD Opteron				
246	3000	2.00	5000	1.70
UltraSparc-Ile	3000	1.64	5000	1.66
Intel PIII				
Coppermine	3000	2.03	5000	2.09
PowerPC 970	3000	2.04	5000	1.44
Intel				
Woodcrest	3000	1.81	5000	2.18
Intel XEON	3000	2.04	5000	1.82
Intel Centrino				
Duo	3000	2.71	5000	2.21

Single precision is faster because:

- Higher parallelism in SSE/vector units
- Reduced data motion
- Higher locality in cache



32 or 64 bit Floating Point Precision?

- A long time ago 32 bit floating point was used
 - Still used in scientific apps but limited
- Most apps use 64 bit floating point
 - Accumulation of round off error
 - A 10 TFlop/s computer running for 4 hours performs > 1 Exaflop (10¹⁸) ops.
 - Ill conditioned problems
 - IEEE SP exponent bits too few (8 bits, 10^{±38})
 - Critical sections need higher precision
 - Sometimes need extended precision (128 bit fl pt)
 - However some can get by with 32 bit fl pt in some parts
- Mixed precision a possibility
 - Approximate in lower precision and then refine or improve solution to high precision.



Idea Goes Something Like This...

- Exploit 32 bit floating point as much as possible.
 - Especially for the bulk of the computation
- Correct or update the solution with selective use of 64 bit floating point to provide a refined results
- Intuitively:
 - Compute a 32 bit result,
 - Calculate a correction to 32 bit result using selected higher precision and,
 - Perform the update of the 32 bit results with the correction using high precision.

Mixed-Precision Iterative Refinement

Iterative refinement for dense systems, Ax = b, can work this way.

L U = lu(A)	SINGLE	0(n³)
x = L\(U\b)	SINGLE	O(n ²)
r = b - Ax	DOUBLE	O(n ²)
WHILE r not small er	nough	
z = L\(U\r)	SINGLE	O(n ²)
x = x + z	DOUBLE	O(n ¹)
r = b - Ax	DOUBLE	O(n ²)
END		


Mixed-Precision Iterative Refinement

Iterative refinement for dense systems, Ax = b, can work this way.

L U = lu(A)	SINGLE	O(n ³)
x = L\(U\b)	SINGLE	0(n²)
r = b - Ax	DOUBLE	0(n²)
WHILE r not small er	nough	
z = L\(U\r)	SINGLE	O(n ²)
x = x + z	DOUBLE	O(n ¹)
r b Av		$\alpha(2)$
$\mathbf{r} = \mathbf{b} - \mathbf{A}\mathbf{x}$	DOUBLE	O(n ²)

- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.
 - Requires extra storage, total is 1.5 times normal;
 - O(n³) work is done in lower precision
 - O(n²) work is done in high precision
 - Problems if the matrix is ill-conditioned in sp; O(10⁸)

Results for Multiple Precision Iterative Refinement





	Architecture (BLAS)
1	Intel Pentium III Coppermine (Goto)
2	Intel Pentium III Katmai (Goto)
3	Sun UltraSPARC IIe (Sunperf)
4	Intel Pentium IV Prescott (Goto)
5	Intel Pentium IV-M Northwood (Goto)
6	AMD Opteron (Goto)
7	Cray X1 (libsci)
8	IBM Power PC G5 (2.7 GHz) (VecLib)
9	Compaq Alpha EV6 (CXML)
10	IBM SP Power3 (ESSL)
11	SGI Octane (ATLAS)


New routines in LAPACK that do this for LU and LL^{T}





- Power PC at 3.2 GHz
 - DGEMM at 5 Gflop/s
 - Altivec peak at 25.6
 - Achieved 10 Gflop/s SGEMM
- 8 SPUs
 - 204.8 Gflop/s peak!
 - The catch is that this is for 32 bit floating point; (Single Precision SP)
 - And 64 bit floating point runs at 14.6 Gflop/s total for all 8 SPEs!!
 - Divide SP peak by 14; factor of 2 because of DP and 7 because of latency issues




















Cholesky on the Cell, Ax=b, $A=A^T$, $x^TAx > 0$



Quadruple Precision

n	Quad Precision Ax = b	Iter. Refine. DP to QP	
	time (s)	time (s)	Speedup
100	0.29	0.03	9.5
200	2.27	0.10	20.9
300	7.61	0.24	30.5
400	17.8	0.44	40.4
500	34.7	0.69	49.7
600	60.1	1.01	59.0
700	94.9	1.38	68.7
800	141.	1.83	77.3
900	201.	2.33	86.3
1000	276.	2.92	94.8

Intel Xeon 3.2 GHz

Reference implementation of the quad precision BLAS

Accuracy: 10⁻³²


No more than 3 steps of iterative refinement are needed.

31

 Variable precision factorization (with say < 32 bit precision) plus 64 bit refinement produces 64 bit accuracy

Sparse Direct Solver and Iterative ICL UT" Refinement

MUMPS package based on multifrontal approach which generates small dense matrix multiplies




Tim Davis's Collection, n=100K - 3M

Sparse Iterative Methods (PCG)

Outer/Inner Iteration

Outer iterations using 64 bit floating point


Inner iteration: In 32 bit floating point



Outer iteration in 64 bit floating point and fixed number of inner iteration in 32 bit floating point


Mixed Precision Computations for Sparse Inner/Outer-type Iterative Solvers

Time speedups for mixed precision Inner SP/Outer DP (SP/DP) iter. methods *vs* DP/DP (CG, GMRES, PCG, and PGMRES with diagonal preconditioners)



Intriguing Potential

- Exploit lower precision as much as possible
 - Payoff in performance
 - Faster floating point
 - Less data to move
- Automatically switch between SP and DP to match the desired accuracy
 - Compute solution in SP and then a correction to the solution in DP
- Potential for GPU, FPGA, special purpose processors
 - What about 16 bit floating point?
 - Use as little you can get away with and improve the accuracy
- Linear systems and Eigenvalue, optimization problems, where Newton's method is used.



 $x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$


Correction = -A(b - Ax)

How to Deal with Complexity?

- Complexity is increasing in our systems and efficiency of our software is going down.
 - More parallelism, hardware complexity
- Handwritten code is
 - Increasing difficult to develop
 - Expensive
 - Rapidly outdated
- Adaptivity is the key for applications to effectively use available resources whose complexity is exponentially increasing
- Goal:
 - Automatically bridge the gap between the application and computers that are rapidly changing and getting more and more complex

Examples of Automatic Performance Tuning

- Dense BLAS
 - Sequential
 - ATLAS (UTK) & PHiPAC (UCB)
- Proceedings of the IEEE, V: 93 #: 2 Feb. 2005 Issue on Program Generation, Optimization, and Platform Adaptation




- Fast Fourier Transform (FFT) & variations
 - FFTW (MIT)
 - Sequential and Parallel
 - www.fftw.org
- Digital Signal Processing
 - SPIRAL: www.spiral.net (CMU)
- MPI Collectives (UCB, UTK)
- More projects, conferences, government reports, ...


Ĉ

ICL UT

Generic Code Optimization

- Can ATLAS-like techniques be applied to arbitrary code?
- What do we mean by ATLAS-like techniques?
 - Blocking
 - Loop unrolling
 - Data prefetch
 - Functional unit scheduling
 - etc.
- Referred to as *empirical optimization*
 - Generate many variations
 - Pick the best implementation by measuring the performance







Applying Self Adapting Software

- Numerical and Non-numerical applications
 - BLAS like ops / message passing collectives
- Static or Dynamic determine code to be used
 - Perform at make time / every time invoked
- Independent or dependent on data presented
 - Same on each data set / depends on properties of data

Future Large Systems, Say in a Few Years

- 128 cores per socket
- 32 sockets per node
- 128 nodes per system
- System = 128*32*128
 = 524,288 Cores!
- And by the way, its 4 threads of exec per core
- That's about 2M threads to manage





Conclusions

- For the last decade or more, the research investment strategy has been overwhelmingly biased in favor of hardware.
- This strategy needs to be rebalanced barriers to progress are increasingly on the software side.
- Moreover, the return on investment is more favorable to software.
 - Hardware has a half-life measured in years, while software has a half-life measured in decades.
- High Performance Ecosystem out of balance
 - Hardware, OS, Compilers, Software, Algorithms, Applications
 - No Moore's Law for software, algorithms and applications



Alfredo Buttari, UTK Julien Langou, UColorado Julie Langou, UTK Piotr Luszczek, MathWorks Jakub Kurzak, UTK Stan Tomov, UTK



💿 Szukaj w Internecie 🔘 Szukaj na stronach katego język polski

Programy reklamowe - Wszystko o Google - Szukamy Pracowników - Google.com in English

©2007 Google